Multi-level architectural decomposition of a digital circuit of a finite state machine leads to rational usage of hardware elements of a field-programmable gate array which is used for the implementation of a digital system.

Content

1. Introduction
2. Architecture and applications of field-programmable devices
3. Finite state machines
4. Multi-level structures of mealy finite state machines
5. Implementation into FPGA devices
6. Summary